As a Senior Staff Engineer Verification (f/m/div) in our Research & Development team, you'll have the opportunity to merge creativity with your technical expertise by shaping the future of technology, driving groundbreaking projects, and bringing new ideas to life.
**Your role**
Key responsibilities in your new role
- Create and define verification plans, for digital verification of Mixed Signal designs
- Create new and improve existing verification environments in SystemVerilog language using Universal VerificationMethodology (UVM) and Constrained Random approach
- Execute tests in these environments on RTL and gate-level and debug issues in design and verification environments
- Lead and coordinate other verification engineers in projects
- Closely cooperate with analog and digital designers as well as concept and other verification engineers
- Mentoring of junior colleagues, consultants and students
- Contribute to enhancement of existing methodologies and flows, by driving required innovation projects
**Your profile**
Qualifications and skills to help you succeed
- A university degree in Electrical Engineering, Computer Science, Information Technology or a similar academic discipline
- 6+ years of experience in Digital Verification
- Experience with leadership responsibilities as a plus
- Excellent know-how in System Verilog, UVM, and verification tools: Xcelium, Verdi and vManager or similar
- Good knowledge of RTL design (HDL) and digital or mixed-signal circuits
- Knowledge of GIT, Python, and other programming languages as a plus
**We offer**
We offer competitive salaries and additional benefits based on your performance, experience and qualification. The employment is in accordance with the collective salary and wage agreement for employees of the electrical and electronics industry, employment group H ( https://www.feei.at/aktuelles/mindestloehne-und-gehaelter-eei/ ). The monthly salary is paid 14 times p.a. We offer a higher compensation depending on your expertise and skills.